# EE 330 Lecture 36

High Frequency Operation of Amplifiers

Digital Circuit Design

Hierarchical Design

## Fall 2025 Exam Schedule


Exam 1 Friday Sept 26


Exam 2 Friday October 24

Exam 3 Friday Nov 21

Final Exam Monday Dec 15 12:00 - 2:00 PM

# Cascade Configurations







### **Two-stage CE Cascade**

**Three-stage CE Cascade** 

- Large gains can be obtained by cascading
- Gains are multiplicative (when loading is included)
- Large gains used to build "Op Amps" and feedback used to control gain value
- Some attention is needed for biasing but it is manageable
- Minor variant of the two-stage cascade often used to build Op Amps
- Compensation of two-stage cascade needed if feedback is applied to maintain stability
- For many years three or more stages were seldom cascaded because of challenges in compensation to maintain stability though recently some industrial adoptions  $_{5\ {\rm of}\ 53}$



**Darlington Configuration** 




S. DARLINGTON

2,663,806

SEMICONDUCTOR SIGNAL TRANSLATING DEVICE

Filed May 9, 1952

- Current gain is approximately β<sup>2</sup>
- Two diode drop between B<sub>eff</sub> and E<sub>eff</sub>



Sziklai Pair

May 7, 1957

G. C. SZIKLAI

2,791,644

PUSH-PULL AMPLIFIER WITH COMPLEMENTARY TYPE TRANSISTORS

Filed Nov. 7, 1952

- Gain similar to that of Darlington Pair
- Current gain is approximately β<sub>n</sub> β<sub>p</sub>
- Current gain will not be as large when  $\beta_p < \beta_n$
- Only one diode drop between B<sub>eff</sub> and E<sub>eff</sub>


7 of 53

### **Buffer**

# 

Ideally V<sub>OUT</sub>=V<sub>IN</sub>

### **Super Buffer**





Assume load terminated on gnd

Current through shift transistor is constant for Super Buffer as  $V_{\rm IN}$  changes so voltage shift does not change with  $V_{\rm IN}$ 

Same nominal voltage shift as buffer


#### Low offset buffers






- Actually a CC-CC or a CD-CD cascade
- Significant drop in offset between input and output
- Biasing with DC current sources
- Can Add Super Buffer to Output

# High Frequency Amplifier Performance



Parasitic capacitors in the MOS transistors will limit the high frequency performance

How can we predict performance of amplifiers (with small-signal inputs) at high frequencies?




# Types of Capacitors in MOSFETs

- 1. Fixed Capacitors
  - a. Fixed Geometry
  - b. Junction
- 2. Operating Region Dependent

# Parasitic Capacitors in MOSFET

### Operation Region Dependent and Fixed --Saturation



Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>


Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>

Saturation Capacitors: C<sub>GCH</sub>, C<sub>BCH</sub>

- 2/3 C<sub>OX</sub>WL is often attributed to C<sub>GCH</sub> to account for LD and saturation
- This approximation is reasonable for minimum-length devices but not so good for longer deVice of 53

Review from Last Lecture


# Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	0.5C <sub>OX</sub> WL	CoxWL <sub>D</sub> +(2/3)C <sub>OX</sub> WL
C <sub>GD</sub>	CoxWL <sub>D</sub>	0.5C <sub>OX</sub> WL	CoxWL <sub>D</sub>
C <sub>BG</sub>	CoxWL (or less)	0	0
C <sub>BS</sub>	$C_{BOT}A_S+C_{SW}P_S$	C <sub>BOT</sub> A <sub>S</sub> +C <sub>SW</sub> P <sub>S</sub> +0.5WLC <sub>BOTCH</sub>	$C_{BOT}A_S+C_{SW}P_S+(2/3)WLC_{BOTCH}$
C <sub>BD</sub>	$C_{BOT}A_D + C_{SW}P_D$	C <sub>BOT</sub> A <sub>D</sub> +C <sub>SW</sub> P <sub>D</sub> +0.5WLC <sub>BOTCH</sub>	$C_{BOT}A_D + C_{SW}P_D$

13 of 53

# Parasitic Capacitance Implications




The parasitic capacitances inherently introduce an upper limit on how fast either digital circuits or analog circuits can operate in a given process

Two parameters,  $f_{MAX}$  and  $f_{T}$ , (not defined yet) are two metric that are used to specify the fundamental speed limit in a semiconductor process


The dominant parasitic capacitances for most circuits are  $C_{GS}$  and  $C_{BD}$ 

# High Frequency Small-Signal Model

(Saturation Region)




Often  $V_{BS}$ =0 and  $C_{BG}$ =0, so simplifies to




# High Frequency Small-Signal Model

Often  $V_{BS}$ =0 and  $C_{BG}$ =0 and  $C_{GD}$  and  $g_0$  can be neglected so simplifies farther to



Neglecting C<sub>GD</sub> which is high frequency feedback from output to input often simplifies analysis considerably

### Sinusoidal Steady State Response for Linear Systems




### **Key Result from EE 201**

If  $V_{IN} = V_m sin(\omega t + \theta)$  where  $V_m$  is small (so linear operation maintained)

Steady state output is also a sinusoid given by

$$V_{OUT}(t) = V_m |A_V(j\omega)| \sin(\omega t + \theta + \angle A_V(j\omega))$$

### Sinusoidal Steady State Response for Linear Systems



$$|A_{V}(j\omega)| = \frac{g_{m1}R_{D}}{\sqrt{(\omega C_{DB}R_{D})^{2} + 1}}$$

$$\angle A_{V}(j\omega) = -180^{\circ} - \tan^{-1}\left(\frac{\omega C_{DB}R_{D}}{1}\right)$$


If 
$$V_{IN} = V_m \sin(\omega t + \theta)$$

For V<sub>m</sub> small, small-signal steady state output given by


$$V_{OUT}(t) = V_m \frac{g_{m1}R_D}{\sqrt{\left(\omega C_{DB}R_D\right)^2 + 1}} \sin\left(\omega t + \theta - 180^\circ - \tan^{-1}\left(\frac{\omega C_{DB}R_D}{1}\right)\right)$$

# How fast can amplifiers operate in a given process?

Consider the basic CS amplifier and only the dominant capacitive parasitics  $C_{GS}$  and  $C_{DB}$ 




Neglecting g<sub>o</sub>, obtain



# How fast can amplifiers operate in a given process?

Consider the basic CS amplifier and only the dominant capacitive parasitics  $C_{GS}$  and  $C_{DB}$ 



For any R<sub>D</sub> and any transistor, with this model gain will go to 0 at high frequencies

# How fast can amplifiers operate in a given process?


# f<sub>T</sub> and f<sub>MAX</sub> for a semiconductor process

 $f_{\mathsf{T}}$  is defined to be the frequency where the short-circuit current gain of a transistor drops to unity

f<sub>MAX</sub> is defined to be the frequency where the power gain of the transistor drops to unity (related to the maximum frequency of oscillation in a process)

# Transition (transit) frequency (f<sub>T</sub>) of a process

The transit frequency of a process is the frequency where the short-circuit current gain of the common-source configuration drops to 1.



$$i_{OUT} = -g_m v_{gs}$$

$$i_{IN} \cdot \frac{1}{sC_{GS}} = v_{gs}$$

$$\frac{i_{OUT}}{i_{IN}} = -\frac{g_m}{sC_{GS}}$$

$$i_{\text{IN}}$$
  $i_{\text{OUT}}$ 

$$1 = \frac{g_{\text{m}}}{C_{\text{GS}}\omega_{\text{T}}}$$

$$\omega_{\text{T}} = \frac{g_{\text{m}}}{C_{\text{GS}}} = \frac{\left(\mu C_{\text{OX}} \frac{W}{L} V_{\text{EB}}\right)}{\frac{2}{3} C_{\text{OX}} W L} = \frac{3}{2} \frac{\mu V_{\text{EB}}}{L^{2}}$$

$$\omega_{T} = \frac{3}{2} \frac{\mu V_{EB}}{L_{min}^{2}}$$

# f<sub>T</sub> and f<sub>MAX</sub> for a semiconductor process

 $f_{\mathsf{T}}$  is defined to be the frequency where the short-circuit current gain of a transistor drops to unity

f<sub>MAX</sub> is defined to be the frequency where the power gain of the transistor drops to unity (related to the maximum frequency of oscillation in a process)

$$\omega_{\mathsf{T}} = \frac{3}{2} \frac{\mu \mathsf{V}_{\mathsf{EB}}}{\mathsf{L}_{\mathsf{min}}^2}$$
 Assuming 
$$\mathsf{L}_{\mathsf{MIN}} = 2\lambda - 2 \bullet \mathsf{LD} \implies f_{\mathsf{T}} \approx \frac{3}{4\pi} \frac{\mu \mathsf{V}_{\mathsf{EB}}}{\mathsf{L}_{\mathsf{min}}^2} = \frac{3}{16\pi} \frac{\mu |\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{TH}}|}{(\lambda - \mathsf{LD})^2}$$
 
$$f_{\mathsf{T}} \text{ strongly dependent on } \mathsf{V}_{\mathsf{EB}}$$
 for the ON 0.5u process 
$$\mathsf{u}_{\mathsf{n}} \mathsf{C}_{\mathsf{OX}} = 100 \mathsf{uA}/\mathsf{V}^2 \mathsf{U}_{\mathsf{n}} = 4E10 \mathsf{A} \mu^2 \mathsf{F}^{-1} \mathsf{V}^2} \mathsf{U}_{\mathsf{n}} = 400 \mathsf{U}_{\mathsf{CM}} + 400 \mathsf{U}_{\mathsf{EB}} = 1\mathsf{V}, \quad f_{\mathsf{T}} = 25 \mathsf{GHz}$$
 
$$\mathsf{LD} = .05 \mathsf{u} \mathsf{V}_{\mathsf{THn}} = 0.8 \mathsf{V}$$

Note: As feature sizes shrink with process nodes,  $V_{EB-MAX}$  will typically drop linearly but  $L_{min}$  will drop quadratically thus  $f_T$  gets much larger in small feature processes

# f<sub>T</sub> and f<sub>MAX</sub> for a semiconductor process





Fig. 7. (a) Maximum stable gain (MSG) and maximum available gain (MAG) for different channel lengths and (b) the cutoff frequency  $(f_T)$  and maximum oscillation frequency  $(f_{max})$  as functions of the channel length.

For 0.18u process,  $V_D = 2V$ ,  $V_G = 1.2V$ 

Journal of the Korean Physical Society, Vol. 40, No. 1, January 2002, pp. 45~48

### Recall:


### Small-signal and simplified dc equivalent elements




Have not yet considered situations where the small capacitor (beyond those in the small-signal transistor) is relevant in small-signal analysis

Consider a bipolar amplifier first where  $C_3$  is a small capacitor but not a parasitic capacitor

### Recall:




If capacitors are large




$$A_V = -g_{m1} \bullet R_3 / R_L$$

What if  $C_1$  and  $C_2$  large but  $C_3$  is not large?:



What if  $C_1$  and  $C_2$  large but  $C_3$  not large?:



#### From KCL:

$$V_{OUT}(sC_3 + G_L) = V_1sC_3$$
  
 $V_1(sC_3 + G_3) + g_{m1}V_{N} = V_{OUT}sC_3$ 


Solving:

$$\frac{\mathbf{V}_{OUT}}{\mathbf{V}_{N}} = -\frac{-sC_{3}g_{m1}}{sC_{3}(G_{L} + G_{3}) + G_{3}G_{L}}$$


Equivalently:

$$\frac{v_{OUT}}{v_{N}} = -\frac{g_{m1}sC_{3}R_{3}R_{L}}{sC_{3}(R_{L} + R_{3}) + 1}$$

Serves as a first-order high-pass filter



Consider again the effects of the parasitics  $C_{GS}$  and  $C_{DB}$  in a bit more detail




Solving:

$$\frac{\mathbf{v}_{\text{OUT}}}{\mathbf{v}_{\text{IN}}} = -\frac{\mathbf{g}_{m1}}{\text{sC}_{DB} + \mathbf{G}_{D}}$$

Equivalently:

$$\frac{\mathbf{V}_{\text{OUT}}}{\mathbf{V}_{N}} = \frac{-\mathbf{g}_{m1}\mathbf{R}_{D}}{\mathbf{s}\mathbf{C}_{DB}\mathbf{R}_{D} + 1}$$


Consider parasitic  $C_{GS}$  and  $C_{DB}$ 




$$\frac{\mathbf{V}_{OUT}}{\mathbf{V}_{N}} = A_{V}(s) = -\frac{g_{m1}R_{D}}{sC_{DB}R_{D} + 1}$$

$$A_{V}(j\omega) = \frac{-g_{m1}R_{D}}{j\omega C_{DB}R_{D} + 1}$$
$$\left|A_{V}(j\omega)\right| = \frac{g_{m1}R_{D}}{\sqrt{\left(\omega C_{DB}R_{D}\right)^{2} + 1}}$$

$$\angle A_V(j\omega) = -180^\circ - \tan^{-1}\left(\frac{\omega C_{DB}R_D}{1}\right)$$






Since first-order low-pass, half-power frequency given by

$$\omega_{3dB} = \frac{1}{R_D C_{DB}}$$
 30 of 53

Consider also the parasitic  $C_{GD}$  (along with  $C_{GS}$  and  $C_{DB}$ )




Solving:

$$\frac{\mathbf{v}_{OUT}}{\mathbf{v}_{N}} = -\frac{-\mathbf{g}_{m1} + \mathbf{s}\mathbf{C}_{GD}}{\mathbf{s}[\mathbf{C}_{DB} + \mathbf{C}_{GD}] + \mathbf{G}_{D}}$$


Equivalently:

$$\frac{\mathbf{v}_{OUT}}{\mathbf{v}_{N}} = -\frac{-R_{D}(\mathbf{g}_{m1} - \mathbf{s}C_{GD})}{\mathbf{s}[C_{DB} + C_{GD}]R_{D} + 1}$$



 $V_{out}$ 

Effects of parasitics  $C_{GS}$ ,  $C_{GD}$ , and  $C_{DB}$ 



Device parasitics problematic at high frequencies


 $C_{DB}$ ,  $C_{GD}$  and  $C_{GS}$  effects can be significant

Value of parasitic capacitances strongly dependent upon layout

Device parasitics usually not a problem at audio frequencies

Causes gain to decrease at high frequencies: has one high frequency LHP pole and one high frequency RHP zero.


Example: Determine the small-signal voltage gain and the 3dB bandwidth. Consider only the effects of  $C_{DB}$  on the BW. Assume a 0.5u process with  $V_{TH}$ =0.75V and the layout of the transistor shown.




### Solution:


$$I_{DQ} = 100 \,\mu\text{A} / V^2 \frac{10}{2 \cdot 1} (2 - 0.75)^2 = 0.78 \,\text{mA}$$

$$I_{DQ}R_{D} = 0.78mA \cdot 2K = 1.56$$







$$C_{DB}$$
=942aF/u<sup>2</sup>\*40u<sup>2</sup>+212aF/u\*28u  
 $C_{DB}$ =37.7fF+5.9fF=43.6fF



Example: Determine the small-signal dc voltage gain and the 3dB bandwidth. Consider only the effects of C<sub>DB</sub> on the BW. Assume a 0.5u process with  $V_{TH}=0.75V$  and the layout of the transistor shown.





#### Solution continued:

$$\mathbf{V}_{OUT}\left(\mathbf{G}_{D}+\mathbf{s}\mathbf{C}_{DB}\right)+\mathbf{g}_{m}\mathbf{V}_{N}=\mathbf{0}$$

$$v_{OUT} = -v_{N} \frac{g_{m}R_{D}}{1 + sC_{DB}R_{D}}$$

$$A_{VO} \downarrow |A_{V}|$$

$$\omega_{3dB}$$


$$A_{V0} = -g_m R_D = -\frac{2I_{DQ}R_D}{V_{FB}} = -\frac{3.12}{1.25} = -2.5$$


$$A_{V0} = -g_m R_D = -\frac{2I_{DQ}R_D}{V_{EB}} = -\frac{3.12}{1.25} = -2.5$$

$$f_{3dB} = \frac{1}{2\pi} \bullet \frac{1}{R_D C_{DB}} = 1.8GHz$$


# **Digital Circuit Design**

Most of the remainder of the course will be devoted to digital circuit design






module gates (input logic [3:0] a,b,
output logic [3:0] y1,y2,y3,y4,y5);
assign y1 = a&b; //AND
assign y2 = a | b; //OR
assign y3 = a ^ b; //XOR
assign y4 = ~(a & b); //NAND
assign y5 = ~(a | b); //NOR
endmodule



A rendering of a small standard cell with three metal layers (dielectric has been removed). The sand-colored structures are metal interconnect, with the vertical pillars being contacts, typically plugs of fungsten. The reddish structures are polysilicon gates, and the solid at the bottom is the crystalline silicon bulk



library IEEE; use IEEE.STD\_LOGIC\_1164.all;

entity gates is
 port(a,b: in STD\_LOGIC\_VECTOR(3 dowto 0);
 y1,y2,y3,y4,y5:out STD\_LOGIC\_VECTOR(3 downto 0));
end;

architecture synth of gates is begin

y1 <= a and b;
y2 <= a or b;
y3 <= a xor b;
y4 <= a nand b;
y5 <= a nor b;
end;


# Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
  - Ratio Logic
- Propagation Delay
  - Simple analytical models
    - FI/OD
    - Logical Effort
  - Elmore Delay
- Sizing of Gates
  - The Reference Inverter


- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators

of 53 36


# Hierarchical Digital Design Domains:




# Hierarchical Digital Design Domains:



## Hierarchical Digital Design Domains:





Multiple Sublevels in Each Major Level
All Design Steps may not Fit Naturally in this Description

## Hierarchical Digital Design Domains:

**Behavioral:** Describes what a system does or what it should do

**Structural:** Identifies constituent blocks and describes how these

blocks are interconnected and how they interact


**Physical**: Describes the constituent blocks to both the


transistor and polygon level and their physical

placement and interconnection


Multiple representations often exist at any level or sublevel


### Example: Two distinct representations at the physical level (polygon sublevel)







Example: Two distinct representations at physical level (schematic sublevel)





Example: Three distinct representations at the structural/behavioral level (gate sublevel)





In each domain, multiple levels of abstraction are generally used.

#### Consider Physical Domain

- Consider lowest level to highest
  - 0 placement of diffusions, thin oxide
     regions, field oxide, ect. on a substrate.
  - 1 polygons identify all mask information (not unique)
  - 2 transistors(not unique)
  - 3 gate level(not unique)
  - 4 cell level
    Adders, Flip Flop, MUTs,...

### **Information Type**

PG data
G.D.F
Netlist
HDL Description

### **Structural Domain:**

- DSP
- Blocks (Adders, Memory, Registers, etc.
- Gates
- Transistor

### **Information Type**

HDL

**Netlists** 

### Behavior Domain (top down):

- Application
- Programs
- Subroutines
- Boolean Expressions

### **Information Type**

High-Level Language HDL

# Representation of Digital Systems Standard Approach to Digital Circuit Design

#### 8 – level representation

- 1. Behavioral Description
  - Technology independent
- 2. RTL Description (Register Transfer Level)

(must verify  $(1) \Leftrightarrow (2)$ )

- RTL Compiler
   Registers and Combinational Logic Functions
- 4. Logic Optimizer
- 5. Logic Synthesis

Generally use a standard call library for synthesis

(sublevels 6-8 not shown on this slide)

## Frontend design

# Representation of Digital Systems Standard Approach to Digital Circuit Design

- 1. Behavioral Description
  - Technology independent
- 2. RTL Description

(must verify  $(1) \Leftrightarrow (2)$ )

3. RTL Compiler

Registers and Combinational Logic Functions

4. Logic Optimizer

### 5. Logic Synthesis

Generally use a standard call library for synthesis



### Backend design

### 6. Place and Route

(physically locates all gates and registers and interconnects them)

- 7. Layout Extraction
  - DRC
  - Back Annotation
- 8. Post Layout simulation

May necessitate a return to a higher level in the design flow

Logic synthesis, though extensively used, often is not as efficient nor as optimal for implementing some important blocks or some important functions

These applications generally involve transistor level logic circuit design that may combine one or more different logic design styles

51 of 53



## Stay Safe and Stay Healthy!

## End of Lecture 36